mirror of https://github.com/YosysHQ/yosys.git
17 lines
438 B
Verilog
17 lines
438 B
Verilog
module Reduction (A1, A2, A3, A4, A5, A6, Y1, Y2, Y3, Y4, Y5, Y6);
|
|
input [1:0] A1;
|
|
input [1:0] A2;
|
|
input [1:0] A3;
|
|
input [1:0] A4;
|
|
input [1:0] A5;
|
|
input [1:0] A6;
|
|
output Y1, Y2, Y3, Y4, Y5, Y6;
|
|
//reg Y1, Y2, Y3, Y4, Y5, Y6;
|
|
assign Y1=&A1; //reduction AND
|
|
assign Y2=|A2; //reduction OR
|
|
assign Y3=~&A3; //reduction NAND
|
|
assign Y4=~|A4; //reduction NOR
|
|
assign Y5=^A5; //reduction XOR
|
|
assign Y6=~^A6; //reduction XNOR
|
|
endmodule
|