yosys/tests/hana/test_intermout_exprs_buffer...

10 lines
141 B
Verilog

module buffer(in, out, vin, vout);
input in;
output out;
input [1:0] vin;
output [1:0] vout;
assign out = in;
assign vout = vin;
endmodule