mirror of https://github.com/YosysHQ/yosys.git
10 lines
624 B
Makefile
10 lines
624 B
Makefile
OBJS += techlibs/quicklogic/synth_quicklogic.o
|
|
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/pp3_ffs_map.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/pp3_lut_map.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/pp3_latches_map.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/pp3_cells_map.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/cells_sim.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/lut_sim.v))
|
|
$(eval $(call add_share_file,share/quicklogic,techlibs/quicklogic/pp3_cells_sim.v))
|