yosys/frontends/ast
Zachary Snow c58bb1d2e1 ast: make design available to process_module() 2021-03-24 10:21:00 -04:00
..
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
ast.cc ast: make design available to process_module() 2021-03-24 10:21:00 -04:00
ast.h verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00
dpicall.cc dpi: Support for chandle type 2021-01-23 22:24:31 +00:00
genrtlil.cc verilog: Use proc memory writes in the frontend. 2021-03-08 20:16:29 +01:00
simplify.cc verilog: fix buf/not primitives with multiple outputs 2021-03-17 11:44:03 -04:00