riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/verilog/struct_access.ys

5 lines
101 B
Plaintext
Raw Blame History

read_verilog -formal -sv struct_access.sv
proc
opt -full
sat -verify -seq 1 -prove-asserts -show-all
Reference in New Issue View Git Blame Copy Permalink