This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
0a6e2bd5d5
yosys
/
passes
History
Scott Thibault
0a6e2bd5d5
Update comment
2022-02-02 03:21:09 +01:00
..
cmds
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
hierarchy
verilog: use derived module info to elaborate cell connections
2021-10-25 18:25:50 -07:00
memory
memory_bram: Make use of new mem emulation functions to map more RAMs.
2022-01-27 19:31:27 +01:00
opt
opt_reduce: Add $bmux and $demux optimization patterns.
2022-01-30 03:37:52 +01:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_dff: Emit $aldff.
2021-10-27 14:14:24 +02:00
sat
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
techmap
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00