yosys/recursive.v at 0a0df8d38c8ef74b95d9649be5a78c18a928bf4d - yosys - git with a cup of tea

9 lines

75 B

Verilog

Raw Blame History

 module top;
 sub s0();
 foo f0();
 endmodule
 module foo;
 sub s0();
 endmodule