yosys/tests/asicworld/code_verilog_tutorial_simple_function.v

module simple_function();

function  myfunction;
input a, b, c, d;
begin
  myfunction = ((a+b) + (c-d));
end
endfunction

endmodule