This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
07b6908019
yosys
/
tests
/
errors
/
syntax_err09.v
4 lines
42 B
Verilog
Raw
Blame
History
module
a
(
input
wire
x
=
1
'b0
)
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink