yosys/tests/hana/test_simulation_xor_1_test.v

4 lines
81 B
Verilog

module test(input [1:0] in, output out);
assign out = (in[0] ^ in[1]);
endmodule