yosys/tests/hana/test_simulation_xnor_4_test.v

4 lines
97 B
Verilog

module test(input [3:0] in, output out);
xnor myxnor(out, in[0], in[1], in[2], in[3]);
endmodule