riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/hana/test_simulation_sop_basic_7...

4 lines
62 B
Verilog
Raw Blame History

module test(input in, output out);
assign out = in;
endmodule
Reference in New Issue View Git Blame Copy Permalink