yosys/tests/hana/test_simulation_inc_8_test.v

6 lines
77 B
Verilog

module test(input [7:0] in, output [7:0] out);
assign out = -in;
endmodule