mirror of https://github.com/YosysHQ/yosys.git
06985c3afd
Module input wires are never set by the module, so it is unnecessary to buffer them. Although important for all inputs, this is especially critical for clocks, since after this commit, hierarchy levels no longer add delta cycles. As a result, Minerva SRAM SoC runs ~73% faster when flattened, and ~264% (!!) faster when hierarchical. |
||
|---|---|---|
| .. | ||
| Makefile.inc | ||
| cxxrtl.cc | ||
| cxxrtl.h | ||