This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
05e1c39064
yosys
/
manual
/
PRESENTATION_ExSyn
/
techmap_01.v
5 lines
90 B
Verilog
Raw
Blame
History
module
test
(
input
[
31
:
0
]
a
,
b
,
output
[
31
:
0
]
y
)
;
assign
y
=
a
+
b
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink