This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
05ae20f260
yosys
/
tests
/
hana
/
test_parse2synthtrans_modul...
3 lines
23 B
Verilog
Raw
Blame
History
module
test
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink