yosys/recursive.v at 051b234df66c242c7a81b0f37d53c0637649ddd1 - yosys - git with a cup of tea

9 lines

75 B

Verilog

Raw Blame History

 module top;
 sub s0();
 foo f0();
 endmodule
 module foo;
 sub s0();
 endmodule