riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Clifford Wolf 03f98d9176 Add demo_reduce pass to demonstrace recursive pattern matching 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2019-08-15 18:36:39 +02:00
..
cmds substr() -> compare() 2019-08-07 12:20:08 -07:00
equiv substr() -> compare() 2019-08-07 12:20:08 -07:00
fsm RTLIL::S{0,1} -> State::S{0,1} 2019-08-07 11:12:38 -07:00
hierarchy stoi -> atoi 2019-08-07 11:09:17 -07:00
memory stoi -> atoi 2019-08-07 11:09:17 -07:00
opt Merge branch 'master' into clifford/ids 2019-08-15 10:22:59 +02:00
pmgen Add demo_reduce pass to demonstrace recursive pattern matching 2019-08-15 18:36:39 +02:00
proc Merge pull request #1258 from YosysHQ/eddie/cleanup 2019-08-10 09:52:14 +02:00
sat substr() -> compare() 2019-08-07 12:20:08 -07:00
techmap Revert "Since $_ANDNOT_ is not symmetric, do not sort leaves" 2019-08-14 10:40:53 -07:00
tests substr() -> compare() 2019-08-07 12:20:08 -07:00