This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
03d108cd1f
yosys
/
passes
History
Eddie Hung
03d108cd1f
Working for 1 bit
2019-03-22 17:46:49 -07:00
..
cmds
Hotfix for
4c82ddf
2019-02-21 19:27:23 +01:00
equiv
Fix equiv_opt indenting
2018-12-16 15:57:28 +01:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Only run derive on blackbox modules when ports have dynamic size
2019-03-02 12:36:46 -08:00
memory
memory_collect: do not truncate 'x from \INIT.
2018-12-21 02:01:27 +00:00
opt
Trim init attributes when resizing FFs in "wreduce",
fixes
#887
2019-03-22 11:42:19 +01:00
pmgen
Fix spelling in pmgen/README.md
2019-03-05 17:55:29 -08:00
proc
proc_clean: fix critical typo.
2019-01-23 22:08:38 +00:00
sat
Improve mix of src/wire/wirebit coverage in "mutate -list"
2019-03-16 00:55:46 +01:00
techmap
Working for 1 bit
2019-03-22 17:46:49 -07:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00