yosys/tests/verilog/unmatched_endif.ys

7 lines
127 B
Plaintext

logger -expect error "Found `endif outside of macro conditional branch!" 1
read_verilog <<EOT
module top;
`endif
endmodule
EOT