yosys/tests/verilog/for_decl_shadow.ys

7 lines
112 B
Plaintext

read_verilog -sv for_decl_shadow.sv
hierarchy
proc
equiv_make gold gate equiv
equiv_simple
equiv_status -assert