yosys/tests/verilog/for_decl_no_init.ys

logger -expect error "For loop variable declaration is missing initialization!" 1
read_verilog -sv <<EOT
module top;
    integer z;
    initial
        for (integer i; i < 10; i = i + 1)
            z = i;
endmodule
EOT