yosys/tests/verilog/asgn_expr_not_proc_3.ys

logger -expect error "Assignments within expressions are only permitted within procedures." 1
read_verilog -sv <<EOF
module top;
integer x;
integer y = --x;
endmodule
EOF