yosys/tests/various/rand_const.sv

9 lines
132 B
Systemverilog

module top;
rand const reg rx;
const reg ry;
rand reg rz;
rand const integer ix;
const integer iy;
rand integer iz;
endmodule