riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/techmap/recursive.v

9 lines
75 B
Verilog
Raw Permalink Blame History

module top;
sub s0();
foo f0();
endmodule
module foo;
sub s0();
endmodule
Reference in New Issue View Git Blame Copy Permalink