riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/lut/map_and.v

6 lines
77 B
Verilog
Raw Permalink Blame History

module top(...);
input a, b;
output y;
assign y = a&b;
endmodule
Reference in New Issue View Git Blame Copy Permalink