riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/errors/syntax_err08.v

7 lines
64 B
Verilog
Raw Permalink Blame History

module a;
wire [5:0]x;
wire [3:0]y;
assign y = x 55;
endmodule
Reference in New Issue View Git Blame Copy Permalink