yosys/tests/verilog/ifdef_unterminated.ys

logger -expect error "Unterminated preprocessor conditional!" 1
read_verilog <<EOF
`ifndef a
EOF