read_verilog example.v
techmap; opt; abc; opt
sat_solve -set y 1'b1