read_verilog simple_assign.v
sim -r simple_assign.vcd -scope simple_assign