equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
synth_ice40
select -assert-count 20 t:SB_LUT4
select -assert-count 1 t:SB_CARRY
write_verilog ./temp/mux_synth.v