mirror of https://github.com/YosysHQ/yosys.git
Compare commits
10 Commits
4966c32a27
...
50bb918a19
Author | SHA1 | Date |
---|---|---|
KrystalDelusion | 50bb918a19 | |
KrystalDelusion | 6f3376cbe6 | |
github-actions[bot] | 87742fa688 | |
Krystine Sherwin | e649c1a8e1 | |
Krystine Sherwin | 44b68fb498 | |
Krystine Sherwin | 1476eaba00 | |
KrystalDelusion | d1eb2e518d | |
KrystalDelusion | 756a890206 | |
KrystalDelusion | 5f1aa4ff8a | |
KrystalDelusion | c21079e046 |
2
Makefile
2
Makefile
|
@ -155,7 +155,7 @@ ifeq ($(OS), Haiku)
|
|||
CXXFLAGS += -D_DEFAULT_SOURCE
|
||||
endif
|
||||
|
||||
YOSYS_VER := 0.47+121
|
||||
YOSYS_VER := 0.47+135
|
||||
|
||||
# Note: We arrange for .gitcommit to contain the (short) commit hash in
|
||||
# tarballs generated with git-archive(1) using .gitattributes. The git repo
|
||||
|
|
|
@ -56,6 +56,9 @@ if os.getenv("READTHEDOCS"):
|
|||
else:
|
||||
release = yosys_ver
|
||||
todo_include_todos = False
|
||||
elif os.getenv("YOSYS_DOCS_RELEASE") is not None:
|
||||
release = yosys_ver
|
||||
todo_include_todos = False
|
||||
else:
|
||||
release = yosys_ver
|
||||
todo_include_todos = True
|
||||
|
@ -87,5 +90,9 @@ def setup(app: Sphinx) -> None:
|
|||
from util.RtlilLexer import RtlilLexer
|
||||
app.add_lexer("RTLIL", RtlilLexer)
|
||||
|
||||
from furo_ys.lexers.YoscryptLexer import YoscryptLexer
|
||||
app.add_lexer("yoscrypt", YoscryptLexer)
|
||||
try:
|
||||
from furo_ys.lexers.YoscryptLexer import YoscryptLexer
|
||||
app.add_lexer("yoscrypt", YoscryptLexer)
|
||||
except ModuleNotFoundError:
|
||||
from pygments.lexers.special import TextLexer
|
||||
app.add_lexer("yoscrypt", TextLexer)
|
||||
|
|
|
@ -32,6 +32,8 @@ module sync_ram_sdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10)
|
|||
localparam DEPTH = (2**ADDRESS_WIDTH-1);
|
||||
|
||||
reg [WORD:0] data_out_r;
|
||||
|
||||
(* no_rw_check *)
|
||||
reg [WORD:0] memory [0:DEPTH];
|
||||
|
||||
always @(posedge clk) begin
|
||||
|
|
|
@ -6,6 +6,7 @@ chparam -set ADDRESS_WIDTH 9 -set DATA_WIDTH 36 sync_ram_sdp
|
|||
hierarchy -top sync_ram_sdp
|
||||
synth_ecp5 -top sync_ram_sdp; cd sync_ram_sdp
|
||||
select -assert-count 1 t:DP16KD
|
||||
select -assert-none t:LUT4
|
||||
|
||||
## With parameters
|
||||
|
||||
|
|
|
@ -5,6 +5,9 @@ synth_gatemate -top sync_ram_sdp -noiopad
|
|||
cd sync_ram_sdp
|
||||
select -assert-count 1 t:CC_BUFG
|
||||
select -assert-count 1 t:CC_BRAM_20K
|
||||
select -assert-none t:CC_LUT3
|
||||
select -assert-none t:CC_LUT4
|
||||
select -assert-none t:CC_DFF
|
||||
|
||||
# 512 x 20 bit x 2 -> CC_BRAM_20K TDP RAM
|
||||
design -reset
|
||||
|
|
|
@ -6,6 +6,8 @@ chparam -set ADDRESS_WIDTH 11 -set DATA_WIDTH 2 sync_ram_sdp
|
|||
hierarchy -top sync_ram_sdp
|
||||
synth_ice40 -top sync_ram_sdp; cd sync_ram_sdp
|
||||
select -assert-count 1 t:SB_RAM40_4K
|
||||
select -assert-none t:SB_LUT4
|
||||
select -assert-none t:SB_DFF
|
||||
|
||||
design -reset; read_verilog -defer ../common/blockram.v
|
||||
chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 4 sync_ram_sdp
|
||||
|
|
Loading…
Reference in New Issue