riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
12,260 Commits 81 Branches 48 Tags 63 MiB
Commit Graph

12260 Commits

Author SHA1 Message Date
N. Engelhardt 41ce00e82a
Merge pull request #3620 from YosysHQ/gcc48_remove 2023-01-11 16:05:56 +01:00
Miodrag Milanovic 4fc5207b1e Add deprecation info to changelog 2023-01-11 11:23:23 +01:00
Miodrag Milanovic 5801152779 Deprecate gcc-4.8 2023-01-11 09:54:19 +01:00
Claire Xenia Wolf 6d56d4ecfc Merge branch 'master' of github.com:YosysHQ/yosys into claire/eqystuff 2023-01-11 04:10:12 +01:00
YRabbit d6a1e022e1 gowin: add a new type of PLL - PLLVR 
This primitive is used in the GW1NS-4, GW1NS-4C, GW1NSR-4, GW1NSR-4C and
GW1NSER-4C chips.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
 2023-01-11 11:41:29 +10:00
github-actions[bot] 7b476996df Bump version 2023-01-11 01:16:47 +00:00
Miodrag Milanović 2677569d48
Merge pull request #3616 from YosysHQ/register_error 
Display error instead of assertion when pass exists
 2023-01-10 11:38:57 +01:00
Miodrag Milanović 2b622258a2
Merge pull request #3615 from YosysHQ/qbfsat_cvc5 
qbfsat support for cvc5, fixes #3608
 2023-01-10 11:38:16 +01:00
Miodrag Milanovic 40282576b0 Display error instead of assertion when pass exists 2023-01-09 17:02:56 +01:00
Miodrag Milanovic e3c0fd8b10 qbfsat support for cvc5, fixes #3608 2023-01-09 16:14:01 +01:00
github-actions[bot] f2c689403a Bump version 2023-01-05 00:16:46 +00:00
gatecat 7bac1920b2 nexus: Fix BRAM write enable in PDP mode 
Signed-off-by: gatecat <gatecat@ds0.me>
 2023-01-04 17:59:36 +01:00
github-actions[bot] d3216593da Bump version 2023-01-04 00:16:03 +00:00
Miodrag Milanovic c34d308bbd Next dev cycle 2023-01-03 09:36:13 +01:00
Miodrag Milanovic e02b7f64bc Release version 0.25 2023-01-03 09:34:45 +01:00
github-actions[bot] a27a297ebc Bump version 2023-01-03 00:15:41 +00:00
Peter Gadfort 7971154e72 Merge branch 'master' into stat-json-area 2023-01-02 12:46:41 -05:00
Miodrag Milanović 583ab81670
Merge pull request #3606 from YosysHQ/fix_vs 
Remove cache
 2023-01-02 17:47:13 +01:00
Miodrag Milanovic a935752df6 Remove cache 2023-01-02 17:16:51 +01:00
N. Engelhardt fcd1c68ab7 add note to help about how to chain commands 2023-01-02 16:10:28 +01:00
Miodrag Milanović 257b41cd1f
Merge pull request #3577 from KrystalDelusion/deprecate_manual 
Deprecate manual
 2023-01-02 16:07:36 +01:00
Peter Gadfort 58cca9592d stat: ensure area is included in json output 
Signed-off-by: Peter Gadfort <peter.gadfort@gmail.com>
 2022-12-29 21:51:46 -05:00
Claire Xenia Wolf 029b0aac7f Merge branch 'claire/eqystuff' of github.com:YosysHQ/yosys into claire/eqystuff 2022-12-21 14:50:23 +01:00
Claire Xenia Wolf 1bc832a8e1 Allow non-unique modules without state in sim writeback-mode 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-21 10:43:02 +01:00
Claire Xenia Wolf a9072dc23c Small bugfix in uniquify pass 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-21 10:41:48 +01:00
Jannis Harder 3ebc50dee4
Merge pull request #3467 from jix/fix_cellarray_simplify 
simplify: Do not recursively simplify AST_CELL within AST_CELLARRAY
 2022-12-19 16:05:13 +01:00
KrystalDelusion f2a4e5f1a0 Fixing other references to the manual 
And files that were in the directory.
 2022-12-19 10:42:21 +13:00
KrystalDelusion f33a21eea4 Removed manual from make clean 2022-12-19 10:10:34 +13:00
KrystalDelusion aeb40d4ddf Remove make targets for manual 
Leaves the clean, since presentation source is still directly buildable and cleanable.
 2022-12-19 10:08:40 +13:00
github-actions[bot] 69cbef9666 Bump version 2022-12-16 00:16:00 +00:00
Miodrag Milanović 76de4455e6
Merge pull request #3588 from YosysHQ/noblackbox 
respect noblackbox attribute in verific
 2022-12-15 09:08:18 +01:00
Miodrag Milanovic b867dee241 respect noblackbox attribute in verific 2022-12-15 08:17:53 +01:00
github-actions[bot] 5d893c4b03 Bump version 2022-12-13 00:17:31 +00:00
Jannis Harder 4a0ed35aab xprop: Improve signal splitting code 
Avoid splitting output ports twice when combining -split-outputs with
-split-public and clean up the corresponding code.
 2022-12-12 17:51:01 +01:00
Jannis Harder 2093cf07e4
Merge pull request #3581 from jix/formalff-error 
formalff: Proper error messages on async inputs for the -clk2ff mode
 2022-12-12 16:39:10 +01:00
Claire Xenia Wolf 6a6e1d8424 Improvements in "viz" pass 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-09 18:28:17 +01:00
Jannis Harder 967529abb1 formalff: Proper error messages on async inputs for the -clk2ff mode 2022-12-09 15:25:40 +01:00
Claire Xenia Wolf dc14def5f3 Add gold-x handing to miter cross port handling 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-08 22:14:16 +01:00
Claire Xenia Wolf 3454bddbe2 Merge branch 'claire/eqystuff' of github.com:YosysHQ/yosys into claire/eqystuff 2022-12-08 20:06:23 +01:00
Claire Xen 4f36a86fff
Merge pull request #3579 from jix/split_public_untested 
xprop: Add -split-public option
 2022-12-08 20:05:56 +01:00
Jannis Harder 172a8e79f0 xprop: Add -split-public option 2022-12-08 20:00:01 +01:00
Jannis Harder 7ad7b550cb
Merge pull request #3573 from daglem/struct-array-multidimensional 
Support for packed multidimensional arrays within packed structs
 2022-12-07 19:24:12 +01:00
Jannis Harder cf3570abde simplify: regression test for AST_CELLARRAY simplification issue 2022-12-07 18:41:55 +01:00
Jannis Harder dd8b412833 simplify: Do not recursively simplify AST_CELL within AST_CELLARRAY 
Otherwise the AST_CELL simplification uses the wrong celltype before the
AST_CELLARRAY simplification has a chance to unroll it and change it to
the $array celltype.
 2022-12-07 18:21:36 +01:00
KrystalDelusion 11fe4d0862 Remove help outputs for tex 
Also for old website.
 2022-12-08 05:57:41 +13:00
KrystalDelusion a955c42d6c And appnotes 2022-12-08 05:54:38 +13:00
KrystalDelusion 1eec255e60 Removing manual files 2022-12-08 05:54:08 +13:00
KrystalDelusion 4b95fac139 Removing old manual from README.md 2022-12-08 05:51:07 +13:00
Claire Xenia Wolf 068031d2aa Improvements in "viz" command 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-07 16:10:58 +01:00
Claire Xenia Wolf aeba966475 Improvements in "viz" pass 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-12-07 12:46:49 +01:00