This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
12,769
Commits
92
Branches
49
Tags
39
MiB
dad85b5178
Commit Graph
1 Commits
Author
SHA1
Message
Date
Zachary Snow
c18ddbcd82
verilog: impose limit on maximum expression width
...
Designs with unreasonably wide expressions would previously get stuck allocating memory forever.
2021-03-04 15:20:52 -05:00