riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,697 Commits 114 Branches 50 Tags 54 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf f65e1c309f Updated .gitignore file for ilang and verilog frontends 2014-10-15 01:14:38 +02:00
Clifford Wolf 6543917fb8 added .gitignore files 2013-01-05 11:19:11 +01:00