riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
14,478 Commits 107 Branches 50 Tags 48 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Zachary Snow a650d9079f verilog: fix width/sign detection for functions 2022-05-30 16:45:39 -04:00