riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
14,073 Commits 81 Branches 48 Tags 63 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
CORRADI Quentin e7156c644d Standard compliance for tests/verilog/block_labels.ys 
genvar declaration cannot take an initial value when declared as a module_or_generate_item_declaration.
Correct this test so that it doesn't fail unexpectedly if Yosys aligns with the standard.
 2023-05-21 16:38:14 -04:00
Kamil Rakoczy 98c4feb72f Add check of begin/end labels for genblock 
Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
 2021-02-04 17:16:30 +01:00