riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
14,200 Commits 92 Branches 49 Tags 39 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Krystine Sherwin fae35fe98b
Docs: example_synth fifo update 
More detail on `memory_libmap`, the `$__ICE40_RAM4K_` intermediate step, and the
bizarre opt output.
 2024-01-30 13:34:29 +13:00