Eddie Hung
|
65924fd12f
|
Test *.aag too, by using *.aig as reference
|
2019-06-07 11:28:05 -07:00 |
Eddie Hung
|
ebe29b6659
|
Use ABC to convert AIGER to Verilog, then sat against Yosys
|
2019-06-07 11:05:36 -07:00 |
Eddie Hung
|
1b113a0574
|
Add symbols to AIGER test inputs for ABC
|
2019-06-07 11:05:25 -07:00 |
Clifford Wolf
|
ea2a21445e
|
Add tests/aiger/.gitignore
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2019-04-19 14:04:12 +02:00 |
Eddie Hung
|
587872236e
|
Support and differentiate between ASCII and binary AIG testing
|
2019-02-08 12:41:59 -08:00 |
Eddie Hung
|
4e6c5e4672
|
Add binary AIGs converted from AAG
|
2019-02-08 11:41:25 -08:00 |
Eddie Hung
|
fdd55d064b
|
Rename ASCII tests
|
2019-02-06 12:20:36 -08:00 |