riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
11,198 Commits 114 Branches 50 Tags 55 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Miodrag Milanovic 7101df62f8 Fix for limit_range_end when not writing vcd 2022-01-28 12:15:14 +01:00
Miodrag Milanovic c811a71301 Cleanup of config to support platforms 2022-01-26 09:58:27 +01:00
Miodrag Milanovic 9e9083bbe9 Add FST library 2022-01-25 09:53:41 +01:00