riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2,456 Commits 76 Branches 48 Tags 62 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf 7bfc4ae120 Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00