riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,265 Commits 81 Branches 48 Tags 63 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf 56432a920f Added defparam support to Verilog/AST frontend 2013-07-04 14:12:33 +02:00
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00