riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
11,115 Commits 81 Branches 48 Tags 63 MiB
Commit Graph

687 Commits

Author SHA1 Message Date
github-actions[bot] 8e91857fab Bump version 2021-12-11 00:54:59 +00:00
github-actions[bot] cdb5711875 Bump version 2021-12-09 00:55:26 +00:00
github-actions[bot] d186ea7a2d Bump version 2021-12-04 00:54:12 +00:00
Miodrag Milanovic c23cd00f30 Next dev cycle 2021-12-03 12:51:34 +01:00
Miodrag Milanovic 2156e20db5 Release version 0.12 2021-12-03 12:48:49 +01:00
github-actions[bot] 2be110cb0b Bump version 2021-12-02 00:54:50 +00:00
github-actions[bot] 707d98b06c Bump version 2021-11-26 00:52:41 +00:00
github-actions[bot] 113c943841 Bump version 2021-11-18 00:54:02 +00:00
github-actions[bot] 07dde32bf1 Bump version 2021-11-17 00:53:07 +00:00
github-actions[bot] 06bddb5e49 Bump version 2021-11-14 00:54:56 +00:00
Patrick Urban 0a72952d5f synth_gatemate: Apply review remarks 
* remove unused techmap models in `map_regs.v`
* replace RAM initilization loops with 320-bit-writes
* add script to test targets in top-level Makefile
* remove `MAXWIDTH` parameter and treat both vector widths individually in `mult_map.v`
* iterate over all modules in `gatemate_bramopt` pass
 2021-11-13 21:53:25 +01:00
github-actions[bot] b3e2001e1f Bump version 2021-11-13 00:52:01 +00:00
Miodrag Milanovic 48a628522b update abc 2021-11-12 12:40:24 +01:00
Miodrag Milanovic b4f68e3cca Update abc 2021-11-12 09:00:32 +01:00
github-actions[bot] 1df8ac58fe Bump version 2021-11-11 00:54:18 +00:00
github-actions[bot] 224c6f8664 Bump version 2021-11-10 00:54:39 +00:00
github-actions[bot] 4871d8f199 Bump version 2021-11-09 00:53:27 +00:00
github-actions[bot] d39d4e11d2 Bump version 2021-11-08 00:53:20 +00:00
github-actions[bot] 781cf13abd Bump version 2021-11-07 00:54:38 +00:00
github-actions[bot] 8f08908d8d Bump version 2021-11-06 00:51:08 +00:00
Miodrag Milanovic a28ee81be0 Next dev cycle 2021-11-05 12:52:24 +01:00
Miodrag Milanovic 360fed8e4d Release version 0.11 2021-11-05 12:47:38 +01:00
Miodrag Milanović 5a5244a12e
Merge pull request #3067 from YosysHQ/aki/ci_update 
Update the Linux and macOS CI jobs
 2021-11-05 09:58:35 +01:00
github-actions[bot] 11e58d5415 Bump version 2021-11-03 00:52:24 +00:00
github-actions[bot] 9cb5092ad1 Bump version 2021-11-02 00:56:31 +00:00
github-actions[bot] 97fce665c7 Bump version 2021-11-01 01:05:04 +00:00
Aki Van Ness ad81cff823
Changed the Makefile to have an explicit `CXXSTD` parameter which allows for the setting of other C++ standards, the default is `c++11` 2021-10-31 20:07:30 -04:00
github-actions[bot] dcb7096b5a Bump version 2021-10-30 00:51:07 +00:00
github-actions[bot] 5f00bf2d7d Bump version 2021-10-28 00:52:35 +00:00
Miodrag Milanovic 32673edfea Revert "Compile option for enabling async load verific support" 
This reverts commit b8624ad2ae.
 2021-10-27 15:55:43 +02:00
github-actions[bot] bdf153d06c Bump version 2021-10-27 00:51:44 +00:00
github-actions[bot] ee230f2bb9 Bump version 2021-10-26 00:51:59 +00:00
Miodrag Milanovic b8624ad2ae Compile option for enabling async load verific support 2021-10-25 09:04:43 +02:00
github-actions[bot] 52ba31b1c0 Bump version 2021-10-22 01:00:39 +00:00
github-actions[bot] a0e9d9fef9 Bump version 2021-10-21 00:59:29 +00:00
Miodrag Milanovic bf79ff5927 If verific have vhdl lib it is required by other libs 2021-10-20 13:08:08 +02:00
Miodrag Milanovic 150ce305f9 Forgot to remove from main list 2021-10-20 12:37:22 +02:00
Miodrag Milanovic 17269ae59b Option to disable verific VHDL support 2021-10-20 10:02:58 +02:00
github-actions[bot] 69b2b13ddd Bump version 2021-10-20 00:56:49 +00:00
github-actions[bot] a15b01a777 Bump version 2021-10-18 00:56:23 +00:00
github-actions[bot] 0dd42d406d Bump version 2021-10-16 00:58:22 +00:00
github-actions[bot] a0f5ba8501 Bump version 2021-10-12 00:57:44 +00:00
github-actions[bot] d8f6d7b18d Bump version 2021-10-09 00:51:28 +00:00
github-actions[bot] 772b9a108a Bump version 2021-10-08 00:57:28 +00:00
Marcelina Kościelnicka 4e70c30775 FfData: some refactoring. 
- FfData now keeps track of the module and underlying cell, if any (so
  calling emit on FfData created from a cell will replace the existing cell)
- FfData implementation is split off to its own .cc file for faster
  compilation
- the "flip FF data sense by inserting inverters in front and after"
  functionality that zinit uses is moved onto FfData class and beefed up
  to have dffsr support, to support more use cases
 2021-10-07 04:24:06 +02:00
github-actions[bot] 356ec7bb39 Bump version 2021-10-05 00:53:24 +00:00
github-actions[bot] f3ef579ac4 Bump version 2021-10-03 00:58:23 +00:00
github-actions[bot] 7a7df9a3b4 Bump version 2021-09-28 00:53:49 +00:00
Miodrag Milanovic 070cad5f4b Prepare for next release cycle 2021-09-27 16:24:43 +02:00
github-actions[bot] 1cac671c70 Bump version 2021-09-25 00:51:53 +00:00