riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2,692 Commits 90 Branches 51 Tags 36 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Clifford Wolf 9717495401 Fixed handling of inverters (aka 1-input luts) in nlutmap 2016-03-23 08:56:08 +01:00
Clifford Wolf 598a475724 Added nlutmap 2015-09-18 21:57:34 +02:00