riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,968 Commits 76 Branches 48 Tags 62 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Clifford Wolf 554a8df5e2 Added "proc_dlatch" 2015-02-12 16:56:01 +01:00
Clifford Wolf 09471846c5 Major improvements in mem2reg and added "init" sync rules 2013-11-21 13:49:00 +01:00
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00