riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1654 from YosysHQ/eddie/sby_fix69 

verific: unflatten struct ports
This commit is contained in:
Claire Wolf 2020-01-30 18:03:35 +01:00 committed by GitHub
parent 1679682fa3 7b445121cc
commit ffadaddab5
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
frontends/verific/verific.cc
View File

@ -1891,6 +1891,9 @@ void verific_import(Design *design, const std::map<std::string,std::string> &par
if (!verific_error_msg.empty()) if (!verific_error_msg.empty())
log_error("%s\n", verific_error_msg.c_str()); log_error("%s\n", verific_error_msg.c_str());
for (auto nl : nl_todo)
nl->ChangePortBusStructures(1 /* hierarchical */);
VerificExtNets worker; VerificExtNets worker;
for (auto nl : nl_todo) for (auto nl : nl_todo)
worker.run(nl); worker.run(nl);
@ -2470,6 +2473,9 @@ struct VerificPass : public Pass {
worker.run(nl); worker.run(nl);
} }
for (auto nl : nl_todo)
nl->ChangePortBusStructures(1 /* hierarchical */);
if (!dumpfile.empty()) { if (!dumpfile.empty()) {
VeriWrite veri_writer; VeriWrite veri_writer;
veri_writer.WriteFile(dumpfile.c_str(), Netlist::PresentDesign()); veri_writer.WriteFile(dumpfile.c_str(), Netlist::PresentDesign());