riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

NULL check before use

This commit is contained in:
Eddie Hung 2019-04-16 12:59:48 -07:00
parent f22aa4422d
commit fed1f0ba63
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -231,7 +231,7 @@ struct XAigerWriter
co_bits.emplace_back(b, 0);
else {
output_bits.insert(b);
if (!b.wire->port_input)
if (b.wire && !b.wire->port_input)
unused_bits.erase(b);
}
}