riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2087 from rswarbrick/lex-warn 

Silence spurious warning in Verilog lexer when compiling with GCC
This commit is contained in:
whitequark 2020-05-28 09:41:04 +00:00 committed by GitHub
parent 8a44a46806 6aa0f72ae9
commit fdca785eda
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/verilog/verilog_lexer.l
View File

@ -128,7 +128,9 @@ static bool isUserType(std::string &s)
%x BASED_CONST %x BASED_CONST
%% %%
int comment_caller; // Initialise comment_caller to something to avoid a "maybe undefined"
// warning from GCC.
int comment_caller = INITIAL;
<INITIAL,SYNOPSYS_TRANSLATE_OFF>"`file_push "[^\n]* { <INITIAL,SYNOPSYS_TRANSLATE_OFF>"`file_push "[^\n]* {
fn_stack.push_back(current_filename); fn_stack.push_back(current_filename);