riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cxxrtl: don't reset elided wires with \init attribute.

This commit is contained in:
Catherine 2021-12-25 01:06:10 +00:00
parent ed4642e18e
commit fc049e84a9
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/cxxrtl/cxxrtl_backend.cc
View File

@ -1838,6 +1838,8 @@ struct CxxrtlWorker {
int mem_init_idx = 0;
inc_indent();
for (auto wire : module->wires()) {
const auto &wire_type = wire_types[wire];
if (!wire_type.is_named() || wire_type.is_local()) continue;
if (!wire_init.count(wire)) continue;
f << indent << mangle(wire) << " = ";