riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add comment

This commit is contained in:
Eddie Hung 2019-07-13 00:52:21 -07:00
parent 41243a53b3
commit fb062c3426
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/techmap/abc9.cc
View File

@ -787,6 +787,11 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
sink_cell->setParam("\\LUT", mask); sink_cell->setParam("\\LUT", mask);
} }
// Since we have rewritten all sinks (which we know
// to be only LUTs) to be after the inverter, we can
// go ahead and clone the LUT with the expectation
// that the original driving LUT will become dangling
// and get cleaned away
clone_lut: clone_lut:
driver_mask = driver_lut->getParam("\\LUT"); driver_mask = driver_lut->getParam("\\LUT");
for (auto &b : driver_mask.bits) { for (auto &b : driver_mask.bits) {